记忆斗不过时间 随手记~~

DGO/TGO

上一篇 / 下一篇  2016-03-12 14:58:48 / 个人分类:CMOS

DGO:Dual Gate Oxide process
$E:jlW9M0TGO:Triple Gate Oxide processET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台&bg t H3hTi^O
ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台1m2z6i2xdD"jdP?:K
----------------------------------------------------ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台u-u;?Ly-K-}No
As complementary metal oxide semiconductor (CMOS) logic scales down, it needs ultrathin gate oxides and a reduced operating voltage for high performance. At the same time, however, an increasing number of applications require dual voltage or dual gate oxide (DGO) on a chip to interface to a higher external voltage. Moreover, to facilitate merged logic and memory circuits,  DGO for memory and logic is also required. In a conventional DGO process using wet etching,  a thick oxide layer is formed by reoxidizing the residual oxide after partially etching the pregrown oxide, while a thin oxide layer is grown on a clean silicon surface after thoroughly etching the pregrown oxide. Thus, the thick oxide layer in the DGO process has a tendency to poor reliability compared with a thin oxide layer and single-step-grown oxide with the same thickness.
-FHUA4R&k0----------------------------------------------------ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台&C7p uV+_8l

Why Triple Oxide?

by Participant ‎04-18-2008 01:53 PM - edited ‎04-21-2008 10:10 AM (133,031 Views)
ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台Q1};}(\S?1Je6u

L$y cU+t#U-z0

Why Triple Oxide?

nWk2y?3P-n2A,t0

ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台&g'AA"S,H"K4@7y;nT

E5]oO'w'J%EHV0 

E&mj:nv8j3`la0

As process geometries have shrunk, and transistors became smaller and thus cheaper, the gate oxide (the layer of silicon-dioxide that separated the gate from source and drain) had to be made thinner to achieve high switching speed. But thin oxide (down to 16 Å = 1.6 nm) cannot tolerate a voltage that is higher than about 1.5 V. (Excessive voltage leads to degradation over time, especially at elevated temperatures, and we expect our circuits to stay within specification for at least 20 years).ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台7eMm3z0p2F F x

x#YFIGq:c0

Yz{c,oy0 ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台Pc/G!`[ pq^J

That is why Vccint has been reduced to 1。2 V for Virtex-4 and to 1。0 for Virtex-5 devices。ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台rS4JFA

ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台u9g?%J*s7e:i

Z5mM{[0 

Ux ^ j+G3Y0E0

Thin oxide is necessary for high performance, and important for low dynamic power consumption, but it also causes the leakage current to increase dramatically. There are two components to the leakage current: gate leakage current which just passes through the very thin gate oxide, and source-drain leakage which is caused by transistors being not completely turned off. The threshold voltage does not scale perfectly with Vcc.ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台tdo1gl^$I(mA^

ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台2{a)kU#E^k

x~%ml:RfV2Lp0 ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台2v:Z#Q#v+M3D3L_J

Source-drain current increases exponentially with temperature, and thus dominates at high temperature, while gate leakage dominates at room temperature, but increases only slightly with temperature。

+P&CG*\7m'W0

;n6J"Ao1?)i Bv O0

(N.@F9qs0 

q;z$R0N7Z0

The I/O transistors must interface with legacy devices that operate on 3.3 V. Here we need thicker gate oxide, to withstand at least 3.6 V, preferably 4 V. (We managed to convince most customers that 5 V tolerance is no longer needed.) Most modern CMOS devices thus use two different gate oxide thicknesses, a thin oxide for the high-performance core of the chip (memory, microprocessor or FPGA) and a thicker oxide for the I/O transistors.

-dy$N Oq `|I6i0

"e@SBaq@&ut0ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台V-`M)s$Z SP'_

 ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台2?y0Qx^

Virtex-4 and Virtex-5 go one step further and use a third thickness, called mid-ox since it is between the two established thicknesses. An FPGA always has many transistors that reside in the core logic, but they have no reason to be fast. Most obvious are the millions of transistors that store the configuration (six transistors for each configuration bit).ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台sV+k_2Qsf)C+g'|4[d

ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台8leH!H8d}G#H!O

Kh#`-T2E8Q。]-z @*I0 

*e1u g@5lbd^.[V0

Giving these transistors a thicker gate oxide reduces their leakage current substantially。

$}"R:]"R!TbU&sZ6I0

ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台9U[,x,vn!sX&O&`

3vlcz!y5Y#~A0 

aj;@ q5{f X'K D。y0T0

That is why Xilinx uses “triple-oxide technology”, which we expect to become the standard for the industry。

(o#t X,{K6Z0

ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台vw{5K|"_

ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台 u`Yx1y[i d/f

 

\2o3]$\Cye0

Peter Alfke

$?)v P |h,D{Q@0

zK8fmD0
S/pr|3| [s9{B0Message Edited by peter.a on 04-21-2008 10:10 AM
ET创芯网(EETOP)-电子设计论坛、博客、超人气的电子工程师资料分享平台M@6~Hx

TAG: DGO TGO

引用 删除 sdfiyrwe   /   2016-03-28 16:53:25
5
 

评分:0

我来说两句

显示全部

:loveliness: :handshake :victory: :funk: :time: :kiss: :call: :hug: :lol :'( :Q :L ;P :$ :P :o :@ :D :( :)

Open Toolbar
魔域私服 魔域私服 魔域私服 魔域私服 魔域私服